Introduction to Sharp-Switching Tunneling Transistors
For many decades, silicon technology has been driven by MOSFET downscaling, doubling the integration density of integrated circuits roughly every two years, as embodied in Moore's Law (1) . In producing manufacturable FETs with gate length L G < 50 nm, industry has overcome a number of hurdles, including the introduction of new materials, breaching the limits of optical lithography, and recently transitioning from bulk planar to silicon-on-insulator (SOI) or FinFET device architectures (2) . However, the scaling of the MOSFET is reaching a fundamental limit. The subthreshold swing (SS) of a MOSFET, which is a criterion characterizing the sharpness of the switching from I OFF to I ON , is limited by the thermal diffusion between source and drain to a value larger than 60 mV/dec of current at room temperature (3). This physical limit impedes the scalability of the supply voltage V DD of the MOSFET. In order to enable further scaling of the V DD , sharp-switching devices with low SS < 60 mV/dec are of great interest.
Among the various sharp-switching transistors based on different operation mechanisms that have attracted considerable research interest over the past decade is the TFET. The TFET layout is quite similar to the MOSFET but with counter-doped source and drain electrodes. The source-drain current flows by interband tunneling, rather than source-drain diffusion, with the gate voltage V G controlling the size of the tunnel barrier, thereby modulating the current. Crucially, since there are no electronic states in the bandgap E G , the tunneling carrier distribution has no high-energy tail (4) and hence the TFET can achieve SS < 60 mV/dec at room temperature. Furthermore, the TFET is wellsuited to modern SOI channels (5) , since the interband tunneling current is exponentially dependent on the maximum electric field F MAX at the tunneling junction, which occurs near the dielectric/channel interface. Silicon-based TFETs with SS < 60 mV/dec have been reported (6, 7) , but due to the large bandgap E G of Si, the I ON of these Si TFETs has typically been orders of magnitude lower than that of modern MOSFETs and insufficient for driving significant circuit loads. Further, the small SS has only obtained over a restricted current range, resulting in a modest I ON /I OFF ratio.
Efforts to enhance the I ON by building TFETs in channel materials with smaller E G , like Si 1-x Ge x and Ge (7, 8, 9) , or III-V heterostructures (10, 11, 12) have met with limited success: it has proven difficult to simultaneously obtain I ON > 100 µA/µm (ideally > 1000 µA/µm) and SS < 60 mV/dec over more than a couple of decades of current. Device concepts capable of reaching these metrics while retaining genuine compatibility with Si technology are urgently needed. This paper will discuss two proposed high-current sharp-switching devices: the bipolar-enhanced TFET (BET-FET) and the Si/Ge trigate heteronanowire TFET. In the BET-FET, the V G -controlled tunneling current is amplified via the current gain in a Si/SiGe heterojunction (13) . This leads to a compact device with high simulated I ON > 10 3 µA/µm, SS < 60 mV/decade over many orders of output current, and a low I OFF as in a floating-base bipolar transistor. As we shall show, several SOI-compatible device variants are possible, including both vertical and lateral current layouts, and simulations show the device to be scalable down to sub-20 nm dimensions. The BET-FET outperforms both conventional MOSFETs and Si TFETs for 0.5 V < V DD < 1 V, but has not yet been demonstrated experimentally. In the Si/Ge trigate heteronanowire TFET (14, 15 ) the I ON is determined by F MAX in the lower bandgap Ge section, while the I OFF is due to the exponentially weaker tunneling in the Si section. Preliminary trigate high-κ insulated prototypes, grown by vapor-liquid-solid (VLS) epitaxy with an abrupt Si/Ge heterojunction, and fabricated via e-beam lithography on an oxide-covered Si substrate, show reasonably high I ON > 1 µA/µm at V DD = 0.8 V and good SS (< 60 mV/dec, albeit for only 2 decades of current). A fully CMOS-compatible process flow combining VLS epitaxy with vertical gate formation remains to be developed.
Bipolar-Enhanced TFET (BET-FET)
The BET-FET consists of gate-controlled TFET combined with a Si/Si 1-x Ge x HBT in a compact vertical or planar layout. When the TFET is turned on by V G , the interband tunneling current supplies the base current to the HBT and is multiplied by the usual HBT current gain β > 100, leading to a high I ON . When the TFET current is off, the HBT base is floating, leading to a negligibly small I OFF . The basic idea is similar to the previously experimentally demonstrated multi-emitter Si/Si 1-x Ge x HBT with no base contact (16) , shown in Fig. 1(a) . In the multi-emitter HBT, with one of the emitters grounded and the other biased high, one of the heavily-doped emitter-base junctions would pass a small tunnel current in reverse bias, and this tunnel current would act as the
base current for the other, forward-biased emitter-base junctions. As a result, a large output collector current flows, with the tunneling current multiplied by the HBT current gain β. Conversely, with both emitters biased at the same voltage (grounded or high), there would be no base current, leading to a floating base configuration with a very small leakage current. As a result, the multi-emitter HBT provides enhanced logic functionality as a function of two (or more) inputs (16) .
In the proposed BET-FET, the tunneling base current is provided by a gated TFET region in the reverse-biased collector-base junction of an npn Si/Si 1-x Ge x HBT, as shown in Fig 1(b) . When V G < 0 and the TFET is on, the tunneling-generated holes flow to the emitter-base Si/Si 1-x Ge x junction, forward-biasing it and leading to effective electron injection from the emitter. Due to the bipolar amplification, our simulated device shows both high I ON (the TFET current multiplied by the HBT current gain β) and low SS over a much wider range of current than a standard TFET (12) .
The parameters of the simulated (17) vertical BET-FET device structure, which is symmetrical and has a short sidewall gate close to the source, are shown in Fig. 1 base/n + -Si drain structure forms an HBT. The source is grounded, the drain is biased conventionally (V D < 0), and there is no base contact as in the multi-emitter HBT. The reverse-biased collectorbase junction is used as a TFET controlled by the sidewall gates through a 1 nm thick equivalent oxide. The tunneling layer beneath the gate is 10 nm Si 1-x Ge x , of which the upper 5 nm layer is heavily doped. It is separated from the base by a 40 nm thick undoped Si buffer layer for reducing the ambipolar tunneling leakage as in optimized TFETs (18) . The total thickness of the strained Si 1-x Ge x layers is 25 nm, below the critical thickness for dislocation formation for Ge content up to x = 0.3 (19) .
The operating principle of the BET-FET is illustrated in Fig. 1(c) . In the off-state, at V G = 0, there is no TFET tunneling current and hence no base current, leading to a negli- (12) .
gible emitter-collector current as in a floating-base HBT. At V G < 0, the TFET tunneling barrier is reduced and the tunneling hole current flows to emitter-base junction, providing the base current. A high electron current is then injected from the emitter into the base, diffuses across the base and goes to the collector as in a normal HBT. The current components are shown in Fig. 1(c) : the difference between BET-FET and a standard HBT is the origin of I B , whereas other HBT parameters like β are unaffected. Fig. 1(a) but with a p + -Si doped drain replacing the p + -Si 1-x Ge x /n + -Si emitter-base junction. The difference between the BET-FET and the TFET results from the bipolar current gain β, shown explicitly on the right of Fig. 2(a) . As in a standard HBT, β is degraded both at low I D due to nonideality of emitter-base injection and at high I D due to high injection effects (20) ; for the parameters in Fig. 1(b) , β peaks at ~1200 around I D ~100 µA/µm. At V G = V D = -1.5 V, the BET-FET provides a very high I ON > 4000 µA/µm. The same is true for the TFET-provided base current of the BET-FET, but the bipolar gain ensures that the SS of the output current I D remains < 60 mV/dec over 7 decades of current. The dependence of the BET-FET performance on the HBT design, such as the Ge content in the base or the base width T base follows the usual dependence of current gain β on these parameters, as discussed in (12) . Analogously, increasing the Ge content in the tunnel layer T tun is important to maximize the interband tunneling current due to the smaller Si 1-x Ge x bandgap.
In the vertical BET-FET of Fig. 1(b) , the hole base current is generated by interband tunneling at the sidewalls, whereas the injected electron current flows through the central section of the collector stripe L C , as illustrated in Fig. 3 . If the structure is symmetric, the downscaling of L C is limited by the constriction of electron flow through the central region by the negatively biased sidewall TFET gates. The BET-FET performance can be restored by having independent biasing of the two sidewall gates: with one of the sidewall gates biased at V G < 0 to activate the TFET current and the other sidewall gate biased at V G > 0 to facilitate electron flow, a high I ON can be created even with L C = 10 nm (12). The fabrication of independent sidewall gate contacts on both sides of the collector stripe would complicate the process, but not impossibly so.
An alternative BET-FET variant that does not require a sidewall gate and is MOSFET-like in layout is shown in Fig. 4(a) It should be noted that as the gate length L G is downscaled, the symmetric device of Fig. 4(a) would suffer from the same constriction of electron flow as the device in Fig. 3 . Furthermore, both vertical current flow BET-FETs require the fabrication of an extended contact region for the buried drain. An alternative, fully planar BET-FET is illustrated in Fig. 5(a) . This asymmetric BET-FET variant has a Si/Si 0.7 Ge 0.3 HBT at the drain only (T base = 15 nm, p-doped to 2×10 19 cm -3 ) and a gate-controlled tunneling junction at the source junction under the gate. The simulated gate length L G = 50 nm, with 25 nm nitride spacers, and a 1 nm equivalent gate oxide thickness. The corresponding simulated I D (V G ) curves for V D = -1 and -1.5 V are shown in Fig. 5(b) . Again, the device provides high I ON > 1 mA/um and SS < 60 mV/dec over a large current range. This variant of the device has the advantage of current separation: the tunneling hole base current flows laterally in the SiGe channel under the gate, whereas the electron current is injected vertically from the emitter through the base and then flows laterally in the n + -Si collector under the Si buffer. As a result, the gate voltage V G does not restrict the electron current and the device has potentially better scalability. However, the fabrication is much more challenging, as SiGe epitaxy of the HBT emitter-base heterojunction is required on the drain side selectively. L G = 50 nm
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As a final comment on the BET-FET concept, we note that while all of the simulations have been carried out for Si/SiGe HBT heterojunctions, the same device architecture can in principle be exploited in III-V heterojunction material systems that are often employed for high-performance HBTs. For example, III-V HBTs with InGaAs base and tunnel layers are well-suited to simultaneously increasing the HBT gain β and the TFET interband tunneling current density due to lower E G and carrier effective mass (21) . The required V DD would also be lower due to faster turn-on of the emitter-base junction. The difficulty with the III-V implementation of the BET-FET lies in the inadequate dielectric surface passivation, which has prevented all reported III-V TFETs from achieving SS < 60 mV/decade (11, 21) .
Heteronanowire trigate Si/Ge TFET
Another approach to increasing I ON in a TFET while maintaining a low I OFF is to use a heterostructure designed to have a tunneling junction in the lower bandgap material when the device is turned on by V G , but in the higher bandgap material when the device is off, at V G = 0. The most best-studied and most technologically mature Si-compatible heterostructure with a sufficiently small bandgap is Si/Si 1-x Ge x . However, because of lattice mismatch and the fact that E G of Si 1-x Ge x remains large until high Ge content (19) , the usual x < 0.4 Si/Si 1-x Ge x heterostructures used to great advantage in HBTs are unlikely to provide sufficient performance. A possible solution is the use of a narrow diameter Si/Ge heteronanowire, where lattice mismatch can be accommodated by radial expansion and higher Ge content is attainable.
The concept of the Si/Ge heteronanowire TFET is illustrated in Fig. 6 , where a diameter D ~ 50 nm Si/Ge heteronanowire is gated in the trigate geometry. The doping profile of the VLS-grown nanowire is shown in Fig. 6(a) , with the p + -Ge/p --Si heterojunction followed by an axial doping pn junction in Si. The trigate, ideally using a high-κ gate insulator must be aligned with the Ge/Si heterojunction. At V G > 0, the p-Si channel is inverted, creating a tunneling junction in the p + -Ge section on the drain side of the gate, with a high F MAX due to the high density of electrons in the channel, high doping in the Ge drain, and reverse drain biasing V D < 0. Conversely, at V G = 0, the junction is now on the source side of the gate and for the same V D the F MAX occurs in Si where one side of the channel-source junction is lightly doped. Figure 6(b) shows an SEM of the Ge/Si heteronanowire, on an oxide-covered Si substrate, prior to gate stack formation, with a kink at the heterojunction. While the kink can be avoided by optimizing the growth, it is helpful in the fabrication of the proof-of-concept TFET devices by facilitating gate alignment. The device was completed by depositing a 10 nm HfO 2 gate dielectric and Ni metal for both gate and source-drain metallization.
The room-temperature measured TFET I D (V G ) transfer characteristics at constant V D = -0.2 to -0.8 V in 0.2 V steps are shown in Fig. 7(a) . The maximum I ON achieved in our device at V G = 0.1 V and modest V D = -0.8 V is ~ 2 µA/µm (normalized to the wire diameter), comparable to or higher than reported for Si-based NW (22, 23) , Ge-based (24) , Ge/SiGe core-shell NW (25) , and recently reported axial InP-GaAs hetero-NW TFETs (26) . At even higher V G , I D begins to drop, as the gate voltage begins to deplete carriers in the p-Ge section resulting in lower F MAX at the tunneling heterojunction. Due to our axial heterostructure, ambipolar behavior is suppressed with a very low I OFF ~ 10 -12 A (corresponding to ~20 pA/µm). The I ON /I OFF ratio is 10 5 , with an average subthreshold slope SS ~ 140 mV/decade over 4 orders. The best SS, observed over the two lowest decades of I D , reaches 50 mV/decade. Better device performance, meaning higher I ON and smaller SS, could be realized by improving the heterojunction abruptness (27) and surface passivation, better electrostatic gate control of a full gate-all-around geometry, and increased drain doping. 
threshold for inversion of the channel to negative V G , resulting in good agreement with the data. The tunneling current was calculated using the nonlocal dynamical tunneling model with the reduced effective mass fitting parameter set to m * = 0.01m 0 (28).
We also observed a surprising effect in our device: the back-gate V BG response of the device depends strongly on the presence of the tri-gate metal. The transfer characteristic of our hetero-NW TFET as a function of V BG applied to the p-Si substrate separated from the hetero-NW by 100 nm of SiO 2 is shown in Fig. 8(a) . At this stage, the device had nickel source/drain contacts and a 10 nm HfO 2 top-gate oxide, but no gate metal. We observe that sweeping V BG from zero down to -10 V exerts relatively weak control over the drain current I D (at fixed V D ), as expected for the thick buried oxide. This agrees with our recent measurements on Ge nanowire TFETs in a similar geometry (29) , where we modeled the back-gate control by estimating the fringing fields in SiO 2 and their effect on F MAX at the tunneling junction. Figure 8 (b) shows the I D (V BG ) measurement on the same device, with the tri-gate Ni metallization now in place but kept floating. We now observe excellent V BG control with 4-5 orders of I D modulation seen as V BG is swept from 1 to -2 V. This strong V BG control goes away if a fixed bias V G is applied to the top gate.
As a final comment on the SiGe heteronanowire trigate TFET, it is clear that the Ge drain segment of the hetero-NW is a drawback due to the poor passivation of Ge surfaces. Given the freedom to design the composition of the hetero-NW channel, better performance could be expected if a short segment of Ge were inserted in the channeldrain junction of the otherwise Si-based device. Figure 9 shows a ~50 nm Ge section grown in a narrow, 20 nm diameter Si nanowire by the same VLS technique, together with the EDS analysis of the material composition. Such a short Ge inclusion, aligned with the gate in a vertical gate-all-around configuration demonstrated for all-Si devices (30, 31) would be promising for a Si-compatible high-current TFET. 
Conclusions
In this paper, we have presented two distinct approaches to maximizing the current drive of TFET devices without compromising the I ON /I OFF current ratio or compatibility with silicon technology. The bipolar-enhanced TFET relies on the HBT-like amplification of the tunneling current and promises exceptionally high I ON > 1000 µA/µm in simulation, with realistic Si/Si 1-x Ge x structural parameters. The device geometry can be either vertical or planar and the scaling is promising. However, the BET-FET is yet to be experimentally demonstrated. The Si/Si 1-x Ge x heteronanowire trigate TFET has been experimentally demonstrated to provide I ON > 1 µA/µm, competitive with the best reported nanowire devices in any material system. However, the I ON is still inadequate and the proof-of-concept device was fabricated via e-beam lithography on an individual nanowire, rather than a truly CMOS-compatible process, which would require surrounding gate fabrication around a vertical VLS grown pillar. 
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